## UNIVERSITY OF SOUTH FLORIDA

## Defense of a Master's Thesis

## Voltage droop analysis and mitigation in a STTRAM Last Level Cache

by

Radha Krishna Aluru

For the MSCS degree in Computer Science & Engineering

Spin-Transfer Torque Random Access Memory (STT-RAM) is one of the emerging Non-Volatile Memory (NVM) technologies especially preferred for a Last Level Cache (LLC). The amount of current needed to switch the magnetization is high (~100µA per bit). For a full cache line (512-bit) write, this extremely high current results in a voltage droop in the conventional cache architecture. Due to this droop, the write operation fails especially when the farthest bank of the cache is accessed. In this Thesis, we do an analysis of the voltage droop across the STT RAM LLC and then propose a new cache micro-architecture to mitigate this problem and make the write operation successful. Instead of continuously writing the entire cache line (512-bit) in a single bank, the proposed architecture writes 64-bits in multiple physically separated locations across the cache. The simulation results obtained (both circuit and micro-architectural) comparing our proposed architecture against the conventional are found to be 1.96% (IPC) and 5.21% (energy).

09/29/2016 12:00pm-1:00pm ENB 313

THE PUBLIC IS INVITED

Examining Committee

Dr. Swaroop Ghosh, Ph.D., Co-Major Professor Dr. Srinivas Katkoori, Ph.D., Co-Major Professor Dr. Hao Zheng, Ph.D.

Robert Bishop, Ph.D. Dean, College of Engineering Dwayne Smith, Ph.D.

Dean, Office of Graduate Studies

## Disability Accommodations:

If you require a reasonable accommodation to participate, please contact the Office of Diversity & Equal Opportunity at 813-974-4373 at least five (5) working days prior to the event.